

# 4-bit Transmission Gate Adder in 0.18 $\mu\text{m}$ CMOS

David Grant and Xiuling Wang

# Our Adder

- Conditional Carry-select (CCS) architecture using Transmission Gate (TG) Static CMOS
- Advantages:
  - Low-voltage, low-power operation possible
  - Scales relatively well to higher bit words
  - Small, compact layout due to TG gates
  - Can be scaled for improved performance


## Current Status

- Completed schematics and sizing
- Layout: 80% finished assuming no major W/L changes


# 4-bit Block Diagram

$$C_i = G_i + C_{i-1}P_i$$

$$C_i = \bar{C}_{i-1}G_i + C_{i-1}P_i$$





# 32-bit Architecture




# Blocks

- 3-input TG XOR gate:  
(for sum generation)
- TG MUX
- AND (static CMOS)
- OR (static CMOS)



# Layout

- TG MUX is the most important stage in critical path



# Performance (or lack thereof)

<i>Specification</i>	<i>Value (4-bit block)</i>
Technology	0.18um
Power	155 $\mu$ W (1.8V), 22 $\mu$ W (0.8V)
Area	600 $\mu$ m <sup>2</sup> - 700 $\mu$ m <sup>2</sup>
Transistors	144 (88 for standard CMOS, 56 for TG)
Delay ( $\tau_d$ ) at 1.8V	520 ps (4-bit), 1.4 ns (32-bit)
$P \times \tau_d$	$568 \times 10^{-14}$ J
Lowest Voltage	0.8V

# Things to Do/Think About

- Using larger PMOS device in TG to improve rise time for 1s thus making rise/fall times symmetric.
- Need to finish routing between blocks for 4-bit module
- Need to simulate extracted layout, and test 32-bit, etc...